high-level synthesis

noun1

1. •
   A design method that automatically transforms an algorithmic or behavioral description of a digital system, written in a high-level language such as C or C++, into a register-transfer level hardware description suitable for FPGA or ASIC implementation.